

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMARKS PO Box 1450 Alexandra, Vinginia 22313-1450 www.uspto.gev

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/921,423	08/02/2001	Randhir P.S. Thakur	3978.1US (95-0064.1)	8029
24247	7590 06/04/2003			
TRASK BRITT			EXAMINER	
P.O. BOX 255			MONDT, JOHANNES P	
SALT LAKE CITY, UT 84110				
			ART UNIT	PAPER NUMBER
			2826	
			DATE MAILED: 06/04/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	09/921,423	THAKUR ET AL.	lu		
Office Action Summary	Examiner	Art Unit	†		
	Johannes P Mondt	2826			
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence add	dress		
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period of a Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be tin y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	nely filed s will be considered timely the mailing date of this co D (35 U.S.C. § 133).	r. Immunication.		
1) Responsive to communication(s) filed on 17 I	<u> March 2003</u> .				
2a)⊠ This action is FINAL. 2b)☐ Th	is action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims					
4) Claim(s) 1-13 is/are pending in the application	1.				
4a) Of the above claim(s) is/are withdra	wn from consideration.				
5) Claim(s) is/are allowed.		/ / .			
6)⊠ Claim(s) <u>1-13</u> is/are rejected.	/ N. W.	HOTHIN			
7) Claim(s) is/are objected to.	CUPLIFICACI		1.14		
8) Claim(s) are subject to restriction and/o	r election requirement. (1964-196	LONG LANG.			
Application Papers					
9)☐ The specification is objected to by the Examine	r.				
10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.					
Applicant may not request that any objection to th	e drawing(s) be held in abeyance. S	ee 37 CFR 1.85(a).			
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12)☐ The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119(a	ı)-(d) or (f).			
a) ☐ All b) ☐ Some * c) ☐ None of:					
1. Certified copies of the priority document	s have been received.				
2. Certified copies of the priority document	s have been received in Applicati	on No			
3. Copies of the certified copies of the prio	rity documents have been receive	ed in this National	Stage		
application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
14) ☐ Acknowledgment is made of a claim for domesti	c priority under 35 U.S.C. § 119(e) (to a provisional	application).		
 a) ☐ The translation of the foreign language provisional application has been received. 15)☑ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121. 					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 6) Other:					
S Patent and Trademark Office PTO-326 (Rev. 04-01) Office A	ction Summary	Part of Paper No. 15	5		

Art Unit: 2826

DETAILED ACTION

Response to Amendment

Amendment C filed 03/17/03 and entered as Paper No. 14 forms the basis of this Office Action. In Amendment C Applicant amended the specification to include the updated information of the divisional application and included Remarks in support of a traverse of the rejections made in Paper No. 12. Please see "Response to Arguments" below for comments on said Remarks.

Response to Arguments

Applicant's arguments included in Amendment C have been fully considered but are not found persuasive. In particular, counter to Applicant's argument on pages 4-5 the invention by Hsia et al can be modified by simple substitution of differentially germanium-doped BPSG layers to yield Applicant's claimed invention: Any wet etch solution can be used for which the Ge-BPSG etch rate depends on the germanium concentration. Etch ratios of the order of 2 or greater have proved sufficient to accomplish corrugated walls by exploiting etch selectivity (see Hsia et al (5,827,783), column 2, lines 52-57), which value amply falls in the range of the etch ratio between BPSG and Ge-BPSG for wet etching as shown by Figure 3 in Haller (5,804,506). Thus expectation of success of the combination of teaching is justified; and even overwhelmingly so, considering that corrugated walls of stacked capacitors have indeed been manufactured by making use of the difference in the wet etching rates of differentially doped silicate glasses, as shown by Nguyen et al (6,027,968) (see abstract and column 2, lines 48-50). In conclusion, *no complications should reasonably be*

Art Unit: 2826

٠.

expected from the substitution of the differentially doped BPSG layers for the plurality of oxide layers in Hsia et al. Counter to Applicant's allegation on page 5, it is not necessary that the suggestion for the *combination* comes from the primary reference, nor is his allegation correct that examiner derives said suggestion from hindsight, as the examiner cited Wolf et al for providing *motivation* by teaching the particular advantages of BPSG (see page 5 of Office Action of Paper No. 12). In light of the above considerations, *motivation*, *combinability and reasonable expectation of success are all in evidence*, and therefore, the examiner herewith repeats the rejections of the outstanding claims.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 6-8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising:

Art Unit: 2826

at least one layer of a nonconductive oxide with a first etch rate 62 (cf. column 5, lines 33-35);

at least one layer of a nonconductive oxide with a second etch rate 64 (cf. column 4, line 66 – column 5, line 1);

said nonconductive oxide layer with second etching rate having a portion contacting at least a portion of said at least one layer of nonconductive oxide with first etching rate.

Hsia et al do not necessarily teach the nonconductive oxide with first etch rate to be boro-phospho silicate glass and the nonconductive oxide with second etch rate to be germanium boro-phospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at least one layer 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned at least one layer 64.

Application/Control Number: 09/921,423 Page 5

Art Unit: 2826

3. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 6-8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising:

a plurality of layers of a nonconductive oxide with a first etch rate 62 (cf. column 5, lines 33-35);

a plurality of layers of a nonconductive oxide with a second etch rate 64 (cf. column 4, line 66 – column 5, line 1);

at least a portion of at least one layer of said plurality of nonconductive oxide layers with second etching rate contacting at least a portion of at least one layer of said plurality of nonconductive oxide with first etching rate (cf. Figs. 6-8).

Hsia et al do not necessarily teach the nonconductive oxide with first etch rate to be boro-phospho silicate glass and the nonconductive oxide with second etch rate to be germanium boro-phospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate

Art Unit: 2826

glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at nonconductive oxide 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive 64.

4. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 6-8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising:

a plurality of layers of a nonconductive oxide (with a first etch rate) 62 (cf. column 5, lines 33-35);

a plurality of layers of a nonconductive oxide (with a second etch rate) 64 (cf. column 4, line 66 – column 5, line 1);

each layer of said plurality of layers 64 having at least a portion thereof contacting at least a portion of at least one layer of said plurality of layers 62 (cf. Figs. 6-8).

Hsia et al do not necessarily teach the nonconductive oxide layers 62 to be borophospho silicate glass and the nonconductive oxide layers 64 to be germanium boro-

Art Unit: 2826

phospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at nonconductive oxide layers 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive layers 64.

5. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 6-8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising:

at least one layer of a nonconductive oxide (with a first etch rate) 62 (cf. column 5, lines 33-35);

Art Unit: 2826

at least one layer of a nonconductive oxide (with a second etch rate) 64 (cf. column 4, line 66 – column 5, line 1) having at least a portion thereof contacting at least a portion of said at least one layer 62 (cf. Figs. 6-8).

Hsia et al do not necessarily teach the nonconductive oxide layers 62 to be borophospho silicate glass and the nonconductive oxide layers 64 to be germanium borophospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at nonconductive oxide layers 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive layers 64.

6. *Claim 5* is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 6-8: Hsia et al teach a semiconductor memory device (cf.

Art Unit: 2826

column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising:

a plurality of layers of a nonconductive oxide (with a first etch rate) 62 (cf. column 5, lines 33-35);

a plurality of layers of a nonconductive oxide (with a second etch rate) 64 (cf. column 4, line 66 – column 5, line 1) at least a portion of at least one layer of said plurality of layers 64 contacting at least a portion of at least one layer of said plurality of layers 62 (cf. Figs. 6-8).

Hsia et al do not necessarily teach the nonconductive oxide layers 62 to be borophospho silicate glass and the nonconductive oxide layers 64 to be germanium borophospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at

Art Unit: 2826

nonconductive oxide layers 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive layers 64.

7. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506).

With reference to Figs. 6-8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising:

a plurality of layers of a nonconductive oxide (with a first etch rate) 62 (cf. column 5, lines 33-35);

a plurality of layers of a nonconductive oxide (with a second etch rate) 64 (cf. column 4, line 66 – column 5, line 1), each layer of said plurality of layers 64 having at least a portion thereof contacting at least a portion of at least one layer of said plurality of layers 62 (cf. Figs. 6-8).

Hsia et al do not necessarily teach the nonconductive oxide layers 62 to be borophospho silicate glass and the nonconductive oxide layers 64 to be germanium borophospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed

Art Unit: 2826

by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at nonconductive oxide layers 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive layers 64.

8. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 7 and 8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising: at least one capacitor cell 78 (cf. column 6, line 47) having a portion thereof formed by at least one layer of nonconductive oxide 62 (cf. column 5, lines 33-35) and at least one layer of non-conductive oxide 64 (cf. column 4, line 66 – column 5, line 1) having at least a portion thereof contacting at least a portion of said at least one layer of nonconductive oxide 62.

Hsia et al do not necessarily teach the nonconductive oxide layers 62 to be borophospho silicate glass and the nonconductive oxide layers 64 to be germanium borophospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as

Art Unit: 2826

evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at nonconductive oxide layers 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive layers 64.

9. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 7 and 8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising: at least one capacitor cell 78 (cf. column 6, line 47) having a portion thereof formed by a plurality of layers of nonconductive oxide 62 (cf. column 5, lines 33-35) and a plurality of layers of non-conductive oxide 64 (cf. column 4, line 66 – column 5, line 1), at least a portion of at least one layer of said plurality of layers 64 contacting at least a portion of at least one layer of said plurality of layers of nonconductive oxide 62.

Art Unit: 2826

Hsia et al do not necessarily teach the nonconductive oxide layers 62 to be borophospho silicate glass and the nonconductive oxide layers 64 to be germanium borophospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at nonconductive oxide layers 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive layers 64.

10. Claims 9, 10 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al (5,827,783) in view of Wolf et al (ISBN 0-9616721-6-1) and Haller et al (5,804,506). With reference to Figs. 7 and 8: Hsia et al teach a semiconductor memory device (cf. column 1, line 6 and column 4, lines 12-13) having at least one memory cell having a capacitor cell (cf. column 2, line 60-62) formed of multiple layers of glass, comprising: at least one capacitor cell 78 (cf. column 6, line 47) having a portion thereof

Art Unit: 2826

formed by a plurality of layers of nonconductive oxide 62 (cf. column 5, lines 33-35) and a plurality of layers of non-conductive oxide 64 (cf. column 4, line 66 – column 5, line 1), each layer of 64 having at least a portion thereof contacting at least a portion thereof contacting of at least one layer of said plurality of layers 64 contacting at least a portion of at least one layer of said plurality of layers 62.

Hsia et al do not necessarily teach the nonconductive oxide layers 62 to be borophospho silicate glass and the nonconductive oxide layers 64 to be germanium borophospho silicate glass. However, the use of boro-phospho silicate glass (BPSG) is a standard choice for the dielectric in capacitors in the semiconductor device art as evidenced by Wolf et al because of ease of deposition at relatively low temperature, reduced stress, and relatively low glass flow temperatures (pages 198-201), while it has been known for years that germanium doping of boro-phospho silicate glass markedly increases the etch rate (both wet and dry) of boro-phospho silicate glass, as witnessed by Haller (Abstract, fifth and sixth sentence; column 2, lines 65-67, and column 3, lines 17-24; cf. also Figs. 2 and 3).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention by Hsia et al at the time it was made so as to select boro-phospho silicate glass ($B_2O_3 - P_2O_5 - S_iO_2$, hence a nonconductive oxide) for the aforementioned at nonconductive oxide layers 62, and to select germanium boro-phospho silicate glass (also a nonconductive oxide) for the aforementioned nonconductive layers 64.

With regard to claim 10: the semiconductor memory device taught by Hsia et al further comprises at least one dielectric layer (cf. column 7, line 5) and a conductive

Art Unit: 2826

layer (cf. column 7, line 4) over said at least one dielectric layer ("over said" is not taught verbatim but examiner takes official notice that this is obvious in the art of capacitors generally and in the art of semiconductor memory device capacitors in particular, in the sense that otherwise one would not have a capacitor).

With regard to claim 13: the semiconductor memory device of Hsia et al further comprises at least one dielectric layer covering at least portions of said plurality of layers 62 and 64; and a conductive layer covering at least a portion of said dielectric layer (cf. column 7, lines 4-6).

11. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al, Wolf et al, and Haller et al as applied to claim 10 above, and further in view of Kawakubo (5,889,696). As detailed above, claim 10 (on which claim 11 depends) is unpatentable over Hsia et al in view of Wolf et al and Haller et al, neither of whom, however, specifically teach the semiconductor memory device of claim 10 with the further limitation as defined by claim 11.

However, particularly the use of BST as a high dielectric in capacitors in semiconductor memory devices has long been taught as a means to increase the charge storage capacity of capacitors, as witnessed, for example, by Kawakubo et al, who teach a semiconductor memory device (cf. Abstract, first sentence) with capacitor (cf. Abstract, first sentence) for the very purpose of achieving very high charge storage ability through the very high dielectric constant of BST (cf. column 9, lines 58-63).

Therefore, it would have been obvious to one of ordinary skills in the art to modify the

Art Unit: 2826

invention by Hsia et al at the time it was made so as to include the further limitation of claim 11.

12. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hsia et al, Wolf et al, and Haller et al as applied to claim 10 above, and further in view of De Boer et al (5,930,106 and DERWENT copy, under "Novelty"). As detailed above, claim 10 (on which claim 12 depends) is unpatentable over Hsia et al in view of Wolf et al and Haller et al, who, however, do not specifically teach the conductive layer to comprise Si-Ge.

However, Si-Ge has long been taught as semiconductor memory device capacitor electrode material for the purpose of high reliability, as evidenced by De Boer et al, who teach a Si-Ge capacitor plate for the purpose of achieving high reliability (cf. particularly the DERWENT SUMMARY of De Boer et al) in a semiconductor memory device capacitor (cf. Abstract, final sentence; column 2, lines 24-28). Therefore, it would have been obvious to one of ordinary skills in the art to modify the invention of Hsia et al at the time it was made so as to include the further limitation of claim 12.

Conclusion

13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Johannes P Mondt whose telephone number is 703-306-0531. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 703-308-6601. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

JPM May 27, 2003